๐
This page contains my notes/documents/reports for the courses Iโve taken. I try to fill in as much as possible but there is still lots missing. Please only use content from this page as reference material for studying. I do not condomn cheating!
Please feel free to contact me if there are any mistakes. Alternatively, since this website is also open-source on GitHub, Iโm always open to issues and pull requests.
๐ย
Electrical
๐ก
ELEC 201Circuit Analysis I
โก๏ธ
ELEC 202Circuit Analysis II
๐งฒ
ELEC 211Engineering Electromagnetics
๐ง
ELEC 291Electrical Design Studio I
๐
ELEC 301Electronic Circuits
- Chapter 1-7
- Chapter 8 (BJT Amplifiers)
- Chapter 9 (Amplifier Biasing)
- Chapter 10 (Common-Emitter Amplifier)
- Chapter 11 (Common-Base Amplifier)
- Chapter X (Cascode Amplifier)
- Chapter 12 (Common-Collector Amplifier)
- Chapter 13 (Differential Amplifier)
- Chapter 14 (Diff. Amp. Frequency Response)
- Chapter 15 (OPAMP)
- Chapter 16 (OPAMP Non-Idealities)
- Chapter 17 (Feedback)
- Chapter 18 (I/O Impedance Control)
- Chapter 19 (Two-Port Networks)
- Chapter 20 (Stability)
- Problem Set 1 2 3 4 5 6 7
- MP1 Report
- MP2 Report
- MP3 Report
- MP4 Report
๐ก
ELEC 311Electromagnetic Fields and Waves
๐
ELEC 315Materials and Devices
๐ฒ
ELEC 321Stochastic Signals and Systems
- Probability
- Conditional Probability
- Random Variable
- Normal Distribution
- Discrete Random Vector
- Continuous Random Vector
- Multivariate Normal
- Three Important Distributions
- Generating Random Variables
- Random Processes
- Information Theory
- Markov Processes
- Part 2.7 (Least Square Estimate)
- Part 2.8 (MMSE)
- Tutorial 1 2 3 9 12
- Review Session
๐
ELEC 341Systems and Control
๐
ELEC 342Electro-Mechanical Energy Conversion
๐
ELEC 391Electrical Project Studio II
๐ง
ELEC 400MIntro to Machine Learning for EE
๐ฌ
ELEC 402VLSI
๐
ELEC 441Control Systems II
Computer
๐ค
APSC 160Computation in Engineering Design
๐ฑ
CPEN 211Microcomputers
๐
CPEN 311Digital Systems Design
- Combinational Logic
- Sequential Logic
- Finite State Machine
- Hierarchy
- Synthesizable Verilog
- Datapath I
- Datapath II
- Datapath III
- Loops, Generate, and Tristates
- On-Chip Debug
- Fractional Numbers
- FPGA Architecture
- Debugging Techniques
- On-Board Memory
- System-on-Chip
- Circuit Timing
- Circuit Timing II
- Metastability
- Power
- High Level Synthesis
- Asynchronous Logic
- Asynchronous Datapath
- Problem Set 1 2 3 4 5
๐
CPEN 411Computer Architecture
๐ป
CPEN 412Microcomputer System Design
๐
CPSC 259Data Structures & Algorithms
Mathematics
โฌ๏ธ
MATH 220Mathematical Proofs
Others
๐ทโโ๏ธ
APSC 100Intro to Engineering I
๐ทโโ๏ธ
APSC 101Intro to Engineering II
๐ซ
ASTR 200Frontiers of Astrophysics
๐ณ
CIVL 200, CIVL 250Engineering and Sustainable Development
๐งฎ
COURSERA MLIntro to Machine Learning
๐
MECH 431Engineering Economics
- General Economic Concepts
- Cost Models & Estimation
- Payback Period and Benefit Benefit Analysis
- Time Value of Money & Interests
- Cashflow Series
- Sources of Capital
- Present Worth Analysis
- Equivalent Annual Cashflow Analysis
- Rate of Return Analysis
- Incremental Analysis
- Future Value Analysis & Benefit Cost Ratio
- Sensitivity Analysis
- Risk Analysis I (Probability)
- Risk Analysis II (Simulation)
- Depreciation
- Taxes
- Inflation
- Replacement Analysis
- Practice 2 3 4 7
- Assignment 1 2 3
๐ธ๐ช
SWED 100, SWED 110