

Design of CMOS inverter


October 8, 2023 17:46

(Noise-margin-centric approach)

Recall components connected to the source is the DRIVER
ground is the LOAD

- Resistors are large & undesirable for implementation

Saturation-Enhanced: Transistors driven by another transistor in saturation



$$V_{OH} = V_{DD} - V_T(V_{OH})$$

↑
function b/c top MOS V_S is not 0

$$V_{OH} = V_{DD} - \left(V_{T0} + \gamma \left(\sqrt{V_{OH} + 2|\Phi_F|} - \sqrt{2|\Phi_F|} \right) \right)$$

If we're using iterative process,
we can start with $V_{OH} \approx V_{DD}$

To find V_{OH} , equate the current


$$I_{D1}(in) = I_{DL}(sat)$$

↑
top MOS always in Sat.

$$\frac{W_I}{L_I} \cdot \frac{\mu_n C_{ox}}{1 + \frac{V_{out}}{E_{CN} L_I}} \cdot \left((V_{DD} - V_{T_I}) V_{out} - \frac{V_{out}^2}{2} \right) = \frac{W_L}{L_L} \cdot \frac{\mu_n C_{ox}}{(V_{DD} - V_{out} - V_{T_L}) + E_{CN} L_L} \cdot \frac{V_{out}^2}{2}$$

Ratio of Width of two devices: $K_R = \frac{W_I/L_I}{W_L/L_L}$

Can be modeled as voltage divider




If we want lower V_{OL} , R_2 should be smaller

↓
Inverting MOS width must be bigger.

Pseudo-NMOS Inverter

↳ using a PMOS like a NMOS — forcing gate to V_{DD} or GND




$$\frac{W_P V_{in} C_{ox} (V_{DD} - |V_{TP}|)^2}{(V_{DD} - |V_{TP}|) + E_{CP} \cdot L_P} = \frac{W_N}{L_N} \cdot \frac{\mu_n C_{ox}}{1 + \frac{V_{out}}{E_{CN} L_N}} \cdot \left((V_{DD} - V_{TN}) V_{out} - \frac{V_{out}^2}{2} \right)$$

$$\Rightarrow V_{OL} = \frac{I_{DP}(sat)}{k_N (V_{DD} - V_{TN})}$$


DISADVANTAGE: LOW → HIGH propagation is a lot longer

- ← Because PMOS has lower mobility
- ← Because hole mobility is lower than electron mobility
- ← and PMOS is small
 - so resistance is high
 - so time constant for pulling ↑ is large
 - so delay is longer

CMOS Inverter



Essentially NMOS & PMOS is fighting,
 V_{in} will determine which one is more dominant



Essentially NMOS & PMOS is fighting,
Vin will determine which one is more dominating

"Who is winning" depends on
the SWITCHING POINT (V_S)

To find V_S , we equate top current w/ bottom current.

Both MOS are in Saturation.

← Because at V_S , $V_{in} = V_{out}$

→ So $V_D = V_G$

→ So $V_{GS} = V_{GS}$

→ So $V_{GS} < V_{DS} - V_T$



→ So saturation

$$\frac{W_N \mu_{sat} C_{ox} (V_S - V_{TN})^2}{(V_S - V_{TN}) + E_{CN} \cdot L_N} = \frac{W_P \mu_{sat} C_{ox} (V_{DD} - V_S - |V_{TP}|)^2}{(V_{DD} - V_S - |V_{TP}|) + E_{CP} \cdot L_P}$$

$$\text{Assign } X = \sqrt{\frac{W_N E_{CP} L_P}{W_P E_{CN} L_N}} = \sqrt{\frac{W_N E_{CP}}{W_P E_{CN}}}$$

But also $X = \frac{V_{DD} - V_S - |V_{TP}|}{V_S - V_T}$ (ratio of "strength" of PMOS vs. NMOS)

$$V_S = \frac{V_{DD} - |V_{TP}| + X \cdot V_{TN}}{1 + X}$$



- * If $W_N > W_P$ ($\uparrow X$), we shift the V_S left (\leftarrow)
- * If $W_P > W_N$ ($\downarrow X$), we shift the V_S right (\rightarrow)