




Static CMOS Combinational Logic



General steps for logic $f(A, B, C, \dots)$



- ① Simplify function $\bar{f}(A, B, \dots)$
function could be + or x
- ② Design NMOS (pull down)
+ is parallel
x is series
- ③ Design PMOS (pull up) — just make duals/switch, series \leftrightarrow parallel
- ④ Put P complex & N complex on top of each other
- ⑤ Connect Input & Output
- ⑥ Size the MOS'es

ex. $(A+B+C)(E+F+G+H) = (A+B+C)(E+F+G+H)$




Gate Sizing depends on worst-case scenario (to match with the default inverter)

Default Inverter: for parallel only one is one (max. resistance)



equivalent to W_{eq}
where $\frac{1}{W_{eq}} = \frac{1}{W_1} + \frac{1}{W_2} + \frac{1}{W_3}$

Diffusion Capacitances:




Draw the "slab", and follow SFG, draw gate for each transition




Self capacitances mostly dominated by drain/fault cap.
Load capacitances mostly dominated by gate cap.


Draw the "slabs", and follow SFG, draw gate for each transition




NMOS:




ex. NAND4



PMOS Diffusion capacitances:





NMOS Diffusion capacitances:



VTC & Noise Margin


- consider two extreme cases
 - ↳ All input ON
 - ↳ Only one input ON
- All characteristics are bracketed between.

NAND:




Only one input test:

B is off: — equivalent circuit:



All input on test:


Both A & B tied equivalent circuit:



We size the MOS to match Resistance,

But what about capacitance? ← Because load capacitances should be much larger, so the extra capacitances shouldn't matter too much.

Total capacitances:




Ex. XOR Gate:


Function of XOR: $f(A,B) = (\bar{A}B + A\bar{B})$ $\bar{f}(A,B) = \bar{A}B + AB$

A	B	out
0	0	0
0	1	1
1	0	1
1	1	0

PULL DOWN:




PULL UP (Dual)




Combined:





AND8



TAKEAWAY: KEEP EACH COMPONENT OF STATIC COMB. LOGIC SHOULD BE LIMITED TO 4 TRANSISTORS

But there's a better way w/ Pseudo-NMOS

- A single PMOS can pull up to V_{DD}
- \ominus but V_{OL} is no longer ≈ 0
- \ominus t_{put} slow

But if we try to make PMOS bigger, then V_{OL} is further from 0.

Pseudo-NMOS NOR:



Pseudo NMOS

