


Delay

October 10, 2019 18:23



RISE TIME - (t_r, t_{LH}) time taken from 10% to 90%
 FALL TIME - (t_f, t_{HL}) time taken from 90% to 10%
 EDGE RATE - (t_{rf}) average of rise & fall

RISE PROPAGATION DELAY (t_{pLH}, t_{pHL})

- max. time from input crossing 50% to output crossing 50%

FALL PROPAGATION DELAY (t_{pLH}, t_{pHL})

- max. time from input crossing 50% to output crossing 50%


PROPAGATION DELAY (t_{pd})

- average

CONTAMINATION DELAY

- fastest input 50% → output 50%

Recall First Order Circuits



$$V(t) = V_f + (V_i - V_f) \cdot e^{-\frac{t}{RC}}$$


We need these to describe the circuit

t_{pHL} is time to half: $\frac{V_{DD}}{2}$

$$\frac{V_{DD}}{2} = V_{DD} \cdot e^{-\frac{t}{RC}}$$


$$\frac{1}{2} = e^{-\frac{t}{RC}}$$

$$t = RC \cdot \ln(2)$$




Pull Down: Suppose for $t = -\infty$, input is off, then PMOS pulls output up to 0, and assume at $t = 0$, input switch to 1

We can model the MOS as resistor & capacitor:




Effective Resistance Calculation

at $t = 0$:




Suppose $V_{DD} = 1.2V$
 $V_T = 0.4V$
 $E_L = 0.6V$ } $V_{DS,sat} = (V_{GS} - V_T) // E_L = 0.34V$


So what happens?



$$I_{DS} = C_L \cdot \frac{\Delta V}{\Delta t}$$



So we're always in saturation!



$$I_{DS} = C_L \cdot \frac{\Delta V}{\Delta t}$$


$$= C_L \cdot \frac{(V_{DD} - \frac{V_{DD}}{2})}{t_{pHL}}$$

$$I_{DS} = \frac{C_L \cdot V_{DD}}{2 \cdot t_{pHL}} \quad t_{pHL} = 0.7 R C_L \text{ also}$$

$$t_{pHL} = 0.7 R C_L = \frac{C_L \cdot V_{DD}}{2 \cdot I_{DS}}$$

$$R = \frac{V_{DD}}{1.4 I_{DS}} \quad \text{effective resistance}$$

Note: (this) calculation is for unit transistor ($W=L$),
If W is larger, then resistance is smaller



Note: Resistance of PMOS is typically ($\sim 2.5\times$) higher because mobility of holes (for PMOS) is much smaller.

The size of PMOS is bigger than NMOS is so that V_S is around the middle (recall W_n & W_p determines V_S)

from example:



$$R_{eq} = \frac{(V_{DD}/2)}{0.7 \times I_{sat}} \quad R_{eqn} = \frac{(V_{DD}/2)}{0.7 \times I_{sat}} \quad R_{eqp} = \frac{(V_{DD}/2)}{0.7 \times I_{sat}}$$

\propto to ratio $\frac{L}{W}$

$$\rightarrow R_{eq} = R_0 \times \frac{W}{L} \quad \text{typically } 3.5$$


$L=W$

Ex. inverter driving inverter



$$C_{eff} \approx 1 \quad [fF/\mu m]$$


$$C_{dtotal} = C_{eff} \cdot (W_n + W_p)$$



Ex. CMOS inverter has PullUp: $8\lambda : 2\lambda$, $2\lambda = L = 200\text{nm}$, $\lambda = 100\text{nm}$..
PullDown: $4\lambda : 2\lambda$

Compute inverter delay using 0.18nm tech. Assume ramp input & $C_{\text{wire}} = 0$

Inverter driving 4x identical inverters:



STANDARD VALUES FOR GATE CAPACITANCES:

$$C_g = \begin{cases} 2\text{fF}/\mu\text{m} & \text{if } 90\text{nm} \uparrow \\ 1\text{fF}/\mu\text{m} & \text{if } 65\text{nm} \downarrow \end{cases}$$

$$\begin{aligned} C_g &= 2\text{fF}/\mu\text{m} \cdot (4) \cdot (400\text{nm} + 800\text{nm}) = 9.6\text{fF} \\ C_d &= 1\text{fF}/\mu\text{m} \cdot (400\text{nm} + 800\text{nm}) = 1.2\text{fF} \end{aligned} \quad \left. \vphantom{\begin{aligned} C_g &= 2\text{fF}/\mu\text{m} \cdot (4) \cdot (400\text{nm} + 800\text{nm}) = 9.6\text{fF} \\ C_d &= 1\text{fF}/\mu\text{m} \cdot (400\text{nm} + 800\text{nm}) = 1.2\text{fF} \end{aligned}} \right\} C_{\text{output}} = C_g + C_d = 10.8\text{fF}$$

STANDARD VALUES FOR NMOS & PMOS EFFECTIVE RESISTANCES

$$\begin{aligned} R_{\text{NMOS}} &= 12.5\text{k}\Omega \times \frac{L}{W} = 6.25\text{k}\Omega \\ R_{\text{PMOS}} &= 30\text{k}\Omega \times \frac{L}{W} = 7.5\text{k}\Omega \end{aligned}$$

NMOS Reff PMOS Reff

$$\begin{aligned} t_{\text{pHL}} &= (6.25\text{k}\Omega)(10.8\text{fF}) = 67.5\text{ps} \\ t_{\text{pLH}} &= (7.5\text{k}\Omega)(10.8\text{fF}) = 81.0\text{ps} \end{aligned}$$