


1. Draw a state diagram that illustrates the behaviour of the following asynchronous state machine:



Strategy : start with expression

$$y_1 \text{ next} = \bar{A} + y_1 \cdot \bar{y}_2$$

$$y_2 \text{ next} = (\overline{B \cdot y_1 (\bar{y}_2 \cdot A)}) = \bar{B} + \bar{y}_1 + y_2 A$$

		AB			
		00	01	11	10
y ₁ , y ₂	00	1	1	0	0
	01	1	1	1	1
	11	1	1	0	0
	10	1	1	0	0

		AB			
		00	01	11	10
y ₁ , y ₂	00	1	1	1	1
	01	1	0	0	1
	11	1	0	1	1
	10	1	1	1	1

→ state transitions


A	B	1	y ₁ , y ₂	y' ₁ , y' ₂
0	0	1	00	—
0	0	1	01	—
0	0	1	10	—
0	1	0	00	—
0	1	0	01	—
0	1	0	10	—
1	0	0	00	—
1	0	0	01	—
1	0	0	10	—
1	1	1	00	—
1	1	1	01	—
1	1	1	10	—
1	1	1	11	—
1	1	1	11	—
1	1	1	11	—
1	1	1	11	—

Let y₁, y₂ be states : 00 → 0
01 → 1
10 → 2
11 → 3

ideally swap these columns (easier to work with)

→ state transition diagram

input = AB




2. Consider an asynchronous state machine implemented using the following next-state equations:

$$Y_1 = AB' + y_1 y_2 B$$

$$Y_2 = AB + y_1$$

Where A and B are inputs, B' means the inverse of B, and y₁ and y₂ are the current state wires.


Are there any static hazards (potential glitches) if these equations are implemented directly? If so, how can you eliminate the static hazard(s)?



Y_1 has static hazards; can be fixed by adding the term such that equation is:


$$Y_1 = AB + y_1 y_2 B + y_1 y_2 A$$

3. Consider an asynchronous state machine with one input **c** and one output **z**. The circuit produces an event on output **z** for every **third** event on input **c** (recall: event=toggle from 0 to 1 or 1 to 0). For example:



Design the circuit. You must use asynchronous design techniques. Your answer may not contain any flip-flops. Show your work clearly and state any assumptions. Present your answer in the form of either logic equations or a schematic (not Verilog).

State Transition:



	S ₁	S ₂	S ₃	C	S _{1'}	S _{2'}	S _{3'}	Z
0	0	0	0	0	0	0	0	0
1	0	0	1	0	0	0	1	1
2	0	1	0	0	0	1	0	0
3	1	0	0	0	1	0	0	1
4	1	0	1	0	1	1	0	0
5	0	1	1	0	0	0	1	1

KMAP


S ₃ C		S ₂ C		S ₁ C		Z	
S ₁	00 00 11 10	S ₂	00 00 11 10	S ₃	00 00 11 10	Z	00 00 11 10
00	0 0 0 0	00	0 0 0 0	00	0 0 0 0	00	0 0 0 0
01	0 1 0 0	01	1 1 1 1	01	0 0 0 1	01	1 1 0 0
11	1 1 X X	11	1 0 X X	10	0 0 X X	10	1 1 X X
10	1 0 X X	10	0 0 X X	10	0 0 X X	10	1 1 X X

* prime in this case denotes the next value.

$$\begin{aligned} S'_1 &= \bar{S}_3 \bar{C} S_2 + S_1 S_2 + S_1 C \\ S'_2 &= \bar{S}_1 S_2 + S_1 \bar{S}_2 + S_2 \bar{C} \\ S'_3 &= \bar{S}_1 \bar{S}_2 C + S_3 \bar{C} + \bar{S}_2 S_3 \end{aligned}$$


$$Z = S_1 + S_2 \bar{S}_3$$

4. Design an asynchronous circuit that meets the following specifications. The circuit has two inputs: a clock input c and a control input w . The output, z , replicates the clock pulses when $w=1$, otherwise, $z=0$. The pulses appearing on z must be full pulses. Consequently, if $c=1$ when w changes from 0 to 1, then the circuit will not produce a partial pulse on z , but will wait until the next clock pulse to generate $z=1$. If $c=1$ when w changes from 1 to 0, then a full pulse must be generated; that is, $z=1$ as long as $c=1$. The following diagram illustrates the operation of this circuit.



State Transition:

INPUT: CW



state	C	W	next state	out
0	0	0	0	0
0	0	1	1	0
0	1	0	0	0
0	1	1	0	0
1	0	0	0	0
1	0	1	1	0
1	1	0	1	1
1	1	1	1	1


KMAP

	cw			
S'	00	01	11	10
0	0	1	0	0
1	0	1	1	1



	cw			
Z	00	01	11	10
0	0	0	0	0
1	0	0	1	1

glitch masking for 1-bit state?

$$\begin{cases} S' = S(W+C) + \bar{C}W \\ Z = SC \end{cases}$$



- 6) Consider the following toggle circuit. The toggle circuit has a single input IN and two outputs A and B. Whenever IN is low, both outputs are low. The first time IN goes high, output A goes high. On the next rising transition of IN, output B goes high. On the third rising edge, output A goes high again. The circuit continues steering pulses on IN alternately between A and B.




Design this circuit using asynchronous state machine design techniques (you **MAY NOT USE A FLIP-FLOP**).

State Trans.

state	IN	next	A	B
0	0	0	0	0
0	1	1	1	0
1	0	0	0	0

$$\left. \begin{array}{l} S' = S \oplus IN \\ A = \bar{S}(IN) \\ B = S(IN) \end{array} \right\}$$


THIS IS WRONG!
→ ... and ... = underscored



State encoding:

0: 00
1: 01
2: 11
3: 10

state transition:



INPUT: IN

State $S_1\ S_2$	IN	next			
		S_1'	S_2'	A	B
0 0	0	0	0	0	0
0 0	1	0	1	0	0
0 1	0	1	1	1	0
0 1	1	0	1	0	0
1 0	0	0	0	0	-1
1 0	1	1	0	0	-1
1 1	0	1	1	0	0
1 1	1	1	0	0	0

KMAP:

S_1'	$S_2\ IN$
0	00 01 11 10
1	01 11 10

S_1'	$S_2\ IN$
0	00 01 11 10
1	01 11 10

A	$S_2\ IN$
0	00 01 11 10
1	00 00 00

B	$S_2\ IN$
0	00 00 00
1	11 00

$S_1' = S_1 (IN + S_2) + S_2 \overline{IN}$ $S_2' = \overline{S_1} (IN + S_2) + S_2 \overline{IN}$ $A = \overline{S_1} S_2$ $B = S_1 \overline{S_2}$
--