Muchen He

☕️

Occasional memory dump of various things. The Archive lists all blog posts in reverse-chronological order.

2018-01-14 CPEN

Verilog RNG, File IO, and Simulation

So, you got your Verilog hardware for a random dice game designed and wired up, it is time to put it to the test…..bench. However, you...   Read more →